Abstract-The length of MOSFET channels is an important circuit design parameter, and this paper focuses on a new industrially-compatible technique using gate-to-channel measurements ( ) to provide accurate extraction of the channel length. Thanks to fully-automatic probers, the technique provides large scale extractions and so, statistical-based results can be extracted with a maximized reliability. An in-depth study of parasitic capacitances has been performed to improve the extraction accuracy to within a few nanometers.
Automatic Extraction Methodology for Accurate Measurements of Effective Channel Length on 65-nm MOSFET Technology and Below

I. INTRODUCTION
T HE CHANNEL length is a mandatory parameter in MOSFET technology as it governs the current flowing through the transistors and is used to link the electrical properties of long and short channel devices. However, the transistor dimensions have been so scaled down in recent years that the channel length now barely reaches 50% of the lithography-defined gate length on some technologies, resulting in a significant error when these values are (incorrectly) assumed to be equal. The channel length is now a critical parameter which can dramatically affect the device performances (through short channel effects for instance) while it generally depends on several steps of the process flow in a complex and ambiguous way. As a consequence, it requires to be monitored during the whole process development to ensure a good control of the device performances. This paper presents an improved capacitance-based technique which overcomes the drawbacks of the previous methods and provides a reliable way to measure channel lengths down to decananometric scale. Thanks to a better understanding of the parasitic capacitances (inherent to the MOSFET architecture), the extraction accuracy has been improved and this technique is now deployed to in-line parametric test.
Section II presents an overview of the previous techniques and Section III introduces the concept of effective length with a rigorous nomenclature. Section VI focuses on the understanding of parasitic capacitances and performs an in-depth description of our extraction methodology. Finally, Section VII highlights the challenge for the process development to understand how channel length modifications, resulting from technology addons, may influence the device performances (reliability, short channel effect, etc.).
II. STATE OF THE ART
The channel length has been a main concern for several years and a lot of extraction techniques has been proposed to perform an extraction from electrical measurements [1] - [10] . Unfortunately, most of these techniques require assumptions which strongly limits the validity of the results when they are applied to sub-100 nm MOSFETs.
The Shift-and-Ratio (S&R) [1] - [3] and total resistance techniques [4] , [11] allow extracting the channel length from measurements, by assuming that the channel length is the only parameter which defines how much gate-controlled current a MOSFET delivers in reference to a long-channel device [2] . This approach fails for modern MOSFET analysis since recent studies disclose that pockets, strain or neutral defects may modify the mobility, and so the amount of current, as a function of the channel length [12] - [15] . The capacitance-based techniques [5] - [10] provide an efficient way to extract the channel length without requiring any assumption towards the transport. Nevertheless, they require long measurement times and must be corrected from parasitic capacitances, leading to a strong error on the extracted channel length if the correction is not properly performed. Moreover, these techniques do not provide a fast and reliable way to perform systematic measurements 0894-6507/$25.00 © 2008 IEEE of the channel length in respect to the requirements of the manufacturing environment.
The enhanced --based extraction presented in this work relies on an better understanding of the parasitic capacitance and overcomes the issues of the older techniques for analyzing sub-100 nm MOSFETs. This technique enables for the first time to deploy an accurate channel length extraction to in-line monitoring, allowing large scale measurements with short test times.
III. CHANNEL LENGTH DEFINITION
"Channel length" is fairly often used as a generic term and can have different definitions in the literature, depending on the goal for which it has been introduced. A typical bulk MOSFET with source drain extensions (SDEs) can be described with several lengths as illustrated in Fig. 1 [2] :
• the mask length corresponds to the gate length as it is defined by the design layout, • the real gate length results from lithography and gate etch processes, and generally differs from due to process variabilities and deep-submicron limits of the optical patterning, • the metallurgic length is defined by the distance which separates both source and drain junctions when all MOSFET biases are set to zero, • the effective channel length is defined by the inversion layer length, when the channel is in strong inversion , where is the threshold voltage of the transistor.
is strongly related to the source/drain (S/D) lateral junction profiles, at the silicon surface. Since abrupt junctions are not feasible, it is generally shorter than and remains close to in the case of heavily doped channel (cf. Fig. 1 ). Nevertheless, is a dangerous and unphysical approximation of , when it is considered as such. It is not correlated with the current and falls down to zero for undoped-channel or metal-gate/ high-counter-doped architectures, which have no S/D junctions [2] . On the contrary, physically governs the main part of the drain current flowing through the transistor, as described in BSIM3v3 [16] and MOS Model 9 [17] compact models. In the following discussion, the differences between and are merged together in an amount called "channel length reduction"
, which is more convenient than for performing comparisons.
IV. EXPERIMENTAL SETUP
A HP4284 LCR-meter interfaced with a custom software has been used to perform -measurements. An AC signal (25-50-mV amplitude and 1 MHz frequency) superimposed to a DC bias are delivered by the High terminal of the LCR-meter, while the Low terminal is set to 0 V. In this study, extractions are performed at gate biases for which the capacitance response is not frequency-dependent (tested from 100 kHz to 1 MHz), revealing a negligible gate leakage [18] . All test equipments are connected to a fully-automatic 300-mm prober (Accretech UF3000) equipped with a probecard and a switching matrix (Agilent 4073B). This setup enables the performance of large scale measurements on several test structures, with various pad combinations.
V. DESCRIPTION OF MEASUREMENTS
The extraction of from capacitance measurements relies on the assumption that the capacitive response is proportional to the device area , where is the effective channel width. In this study, the possible cross-interaction between and variations is neglected for wide transistors, and all widths are merged in a single value . The gate-to-channel measurements provide a convenient way to measure the capacitive response of the inversion layer, and then extract [5] , [6] . It is performed by connecting the High terminal of the LCR-meter to the gate and the Low terminal to the S/D, while the bulk is grounded. Fig. 2 shows curves for MOSFETs of lengths ranging from 100 nm to 10 m and, in insert, the connection setup between the LCR-meter terminals and the MOSFET pads. 
A. Curve Behavior
Unlike in total capacitance measurements, the accumulation layer response is not visible from the curves, providing the ability to analyze the parasitic capacitances in the accumulation region. Indeed, when the transistor is in the accumulation regime, the SDE/channel junctions become more depleted (reverse bias) and the holes (for a transistor) cannot be directly evacuated from the channel (Fig. 3) . They see a capacitance resulting from the depletion zone of each junction diodes, which is connected in series with . has been simulated for several substrate doping concentration ranging from to (insert in Fig. 3 ). As expected is very small whatever (more than 20-times lower than ), justifying that is not visible on the curve because it is lowered down to a level close to the hardware detection limit (a few hundreds of aF). Moreover, the values resulting from the simulation are strongly overestimated since they rely on the abrupt junction approximation which becomes inappropriate for heavily doped junctions, for which the depletion width is limited by the abruptness of the doping profile. For the devices tested in this paper, the doping concentrations ( , ) and the abruptness have such values that is never seen on the curves. For high , large area and thin gate oxide devices may be subject to gate leakage, as shown in Fig. 2 for . In this case, the measurements scheme used by the LCR-meter is disturbed by the gate conductance and provokes a curve bending [18] . Moreover, the gate depletion increase the apparent oxide thickness and results also in a curve bending for high gate biases [6] . Hence, the concerned region is systematically rejected from the gate bias range of extraction in order to avoid any impact on the results.
B. Parasitic Capacitances in Measurements
Experimentally, the measurements do not result only from the inversion layer capacitive response but also include a contribution from the parasitic capacitances. A constant value As excepted, C is shielded in accumulation regime (V < V ) and reaches its maximum value in the depletion regime, when there is no shielding (cf. schemes in insert). The parasitic capacitance level has been extrapolated to inversion regime (dashed line) by considering that C is shielded for inversion regime V > V and that C does not depends on V . comes from measurement setup (cabling, probes and connection pads) whereas another part is inherent to the MOSFETs architecture and may vary with the gate bias (cf. insert on Figs. 4 and 5) [10] , [19] , [20] :
1) the outer fringing capacitance between the gate and S/D through the spacers; 2) the inner fringing capacitance between the gate and SDEs through the channel; 3) the overlap capacitance between the gate and SDEs through the gate oxide. The inner fringing capacitance is strongly gate bias dependent as it is shielded by the presence of a free carrier layer in the channel, when the MOSFET ( -type) is in accumulation or in inversion regime [9] , [10] , [19] . For , the channel is in depletion regime and reaches its maximum value (as the carrier density is too small to shield the capacitance).
These explanations are illustrated by Fig. 4 which presents a measurement performed on a nonoverlapped structure (architecture without SDEs). As expected, the capacitance level remains constant in strong accumulation ( ) since there is no overlap capacitance and is shielded. The plateau observed in the depletion regime is attributed to the maximum of , which is shielded by the accumulation layer from . Hence, the parasitic capacitance level can be easily extrapolated to the inversion regime, assuming that is totally shielded from to higher inversion voltages. As a result, the level of capacitance measured in strong accumulation, on a non overlapped transistors, is the same than the level of parasitic capacitances which may be present in inversion part of the measurement (dashed line on Fig. 4) .
When SDEs are processed (overlapped MOSFET), increases the total capacitance and procures an additional -dependence to the curve. For , where is the flat band voltage of the gate-oxide-SDE overlap stacks, the SDEs are depleted vertically, reducing as a result of the increased depletion width. For the channel is in accumulation regime and holes ( -type MOSFET) diffuse laterally towards the SDEs, pushing the junctions towards the S/D side. Consequently, , and so , are reduced as goes in strong accumulation [19] . For , the accumulation of SDE has an insignificant impact on and the latter is assumed constant. Finally, is not supposed to depends on the gate bias.
C. Parasitic Capacitances Subtraction
The parasitic capacitances cannot be neglected for short channel transistors, and the amplitude of the measurements is no more proportional to . In addition may be different for each since is likely to vary for nonuniform channel doping (pocket implanted devices for instance). Consequently, the amplitude of each must be corrected from its own level of parasitic capacitance to single out the related intrinsic response of the inversion layer , which is proportional to by
Thus, the challenge consists in evaluating the level of parasitic capacitance , which cannot be measured directly, and affects the inversion part of each curve. Practically, is determined by extrapolating the parasitic capacitances shown in the accumulation part of the curve to the inversion region and the is corrected as follow: . This technique allow at the same time to get rid of the constant parasitic capacitances resulting from cabling, probes or back-end interconnections, and make unnecessary the use of de-embedding structures measurements have been performed on two transistors of different lengths from 65-nm LSTP technology with SDEs (Fig. 5) . Unlike on nonoverlapped MOSFETs, the plateau becomes difficult to single out because is now significant compared to , and because the variations of and are now merged together. Nevertheless, a slight slope change can be identified on the accumulation part of the curve. It is attributed to the flat band voltage , where is being shielded by the formation of an accumulation layer (cf. Fig. 4) . Hence, the level of capacitance read at this point is assumed to be equal to the one which is superimposed to the inversion layer response for (cf. Fig. 5 ). This operation finally amounts to neglect the variation of in the range . To justify that the previous approximation does not result in a significant error over , extensive physical simulations have been performed (using a home-developed software 1 ) for determining for typical SDE doping concentrations (cf. insert of Fig. 5 ). As expected, the variation of from to the maximum of is small for device architecture with heavily doped gate and SDEs such as those tested in this work ( for , and ). The value of results is a insignificant error on the determination of and leads to an error lower than 2% on in the worst case.
VI. EXTRACTION METHODOLOGY
Practically, the level of intrinsic capacitance is usually measured in a single point at constant gate overdrive , to avoid any impact from the variations. Here is defined as the gate bias from which the channel is being inverted and is measured at the inflexion point seen on the curve (maximum of ) [21] (Fig. 5 ). The experience shows that the ratio between two measured on MOSFETs of different lengths remains constant with as long as the gate depletion and the gate leakage effects are negligible [6] , [18] .
Two main techniques allow to extract (and thus ):
A. Method
If the test structure set has a long enough transistor for which , the latter can be used a a reference to extract (or ) for each mask length using
In (2), and superscripts refer to the transistor for which is unknown and to the reference transistor, respectively. The technique results in an error from the assumption that (or ) on the reference transistor, which enables the evaluation of the cross product to obtain the other channel lengths. Hence, the longer will be the gate of the reference transistor, the smaller will be the error on the resulting channel lengths (typically, for and is negligible if
). This method allows to extract for each device and thus to study the relationship Fig. 6 . Extraction of 1L(L ) using the proportionality rule and of the average value 1L extracted using the "constant 1L method" (detailed in insert). nMOS devices from 45-nm technology, t ' 12 A and W = 10 m. C has been measured for V 0 V = 850 mV.
between the channel length reduction and the mask length. It is particularly useful when very accurate measurements are required and must be used as often as possible.
B. Constant Method
The extraction of an average channel length reduction over a set of transistors is also possible by performing the following linear regression:
. In this case, is determined from the intercept between the linear regression and the length-axis and the slope returns the capacitance per unit length for the technology :
The constant method results in a significant error on , as is generally not constant for pocket implanted devices or due to deep submicron limits of the optical patterning. Indeed, may vary by more than 20 nm for some processes, generating an error about for the shortest mask lengths. One solution consists in performing the linear regression only on short gate length transistors (i.e., ), for which is less likely vary with due to a better optimization of gate processes near the nominal length.
C. Comparison Between Both Methods
The extraction has been performed on the devices from Fig. 2 . The behavior has been obtained for mask length ranging from 100 nm to 0.4 m, where m has been chosen as the reference transistor (cf. Fig. 6 ). The average value has also been extracted from a linear regression on lengths ranging from 100 nm to 1 m, following the "constant " method (insert of Fig. 6 ) described in the previous subsection. Both results show a very large channel length reduction resulting from the gate trimming used to reduce the channel length in this gate process. As expected, the method shows the behavior of the channel length reduction as a function of mask lengths whereas the "constant" method only provides an average value of .
VII. EXTRACTION AUTOMATION
A full curve measurement requires much time, which is incompatible with the requirements of the manufacturing environment. Thus, the measurement time must be reduced by using adapted test structures and optimized measurement techniques.
A. Test Structure Improvement
Capacitance measurements through a switching matrix require gate areas above 50 to provide a large enough Signal-to-Noise Ratio (SNR), and short channel length devices cannot be measured by this way. To overcome this issue, specific array test structures composed of identical transistors wired in parallel have been developed, keeping a constant area for all devices dimensions (Fig. 7) . For each width , several mask lengths are available and is adjusted to reach , providing the ability to perform automatic measurements in optimal conditions (2-3 min per curve), and using the experimental setup described in Section IV. This test setup is fully-adapted and scalable to any Low STandby Power (LSTP) technology, with gate oxide thickness to limit the gate leakage.
B. Measurement Optimization
The performance of entire curve measurements is not mandatory to extract and the number of points composing the curve can be reduced to optimize the test time. Fig. 8 shows typical measurements and their derivative , performed on short channel length devices ( , ) from 45-nm LSTP technology. A fast measurement composed of a few number of points performed with a low integration time can be used to determine . As parasitic capacitances does not depend on the length, (for which ), can be adjusted once for the technology by performing one full curve measurement. In the same manner, (the gate overdrive where is measured) is defined once for the technology, according to indications given in Section V-C. For such optimized measurements, test time decreased down to , depending on the number of points required by the determination and on the integration time set up for each measurement.
C. Limitations for Ultrathin Gate Oxide Devices
If
, the total area needs to be reduced further to remove the gate leakage effects which affect the extraction [18] . The use of array test structures (cf. Section VII-A) is no longer possible and the extraction must be performed by using isolated MOSFETs with smaller areas. In this case, the switching matrix has to be bypassed by connecting probes directly to the LCR-meter, and the integration time (therefore the measurement time) has to be raised in order to improve the SNR while keeping the same accuracy.
Considering the detection limits of the measurement setup, channel areas smaller than did not generally provide a large enough SNR to perform accurate extractions. Thus, devices of wide are generally used to provide a good SNR on the smallest devices without altering the long transistor measurement with the gate leakage.
Although extraction is still feasible for these ultrathin gate oxide devices, measurements remain very restricting. For instance, a 45-nm LSTP nominal length transistor (area about 0.4 , ) provides a measurement of a few fF and requires more than 20 min to perform a full curve measurement.
VIII. RESULTS AND DISCUSSION
Scanning Electron Microscopy (SEM) measurements have been performed on several -type MOSFETs (11 dice) from 45-nm LSTP technology to determine the gate lengths and compare them to extracted from our technique. Fig. 9 plots and length reductions as a function of and enables to study the behavior of both values.
varies by more than 15 nm from the shorter devices to the longest one, justifying the critical impact of gate processes (mainly photolithography and etching). Similar behavior is shown on curve which means that follows variations with a constant shift which represents the overlap length . Both results are thus very coherent as is quite constant over the range of measured mask length:
(cf. insert on Fig. 9) .
A. Application to HCI Lifetime Extrapolation
Like the junction depth and the oxide thickness, the channel length is a critical parameter for HCI lifetime extrapolation as it governs the horizontal electric field in the channel and thus the kinetic energy of carriers [22] . Indeed, the carriers getting a high kinetic energy (hot carriers) can either pass the dielectric energy barrier, or generate an electron/hole pair resulting from an impact ionization with the silicon lattice and increasing the ratio. In both cases, a carrier may be injected into the gate oxide (Hot Carrier Injection), degrading the electrical properties of devices up to the circuit failure. Here, the failure is the condition reached when the saturated drain current of the device is drift outside the limits of functionality, and the lifetime represents the time elapsed to reach this failure in a test environment, extrapolated to a standard use in a circuit.
The HCI lifetime extraction with a worst case stress condition has been performed on two devices from 65-nm LSTP technology , which have been processed with two similar flows ("A" and "B") and return an unexpected (and significant) lifetime degradation (Fig. 10) . Since is usually monitored as a function of for a given process, the comparison between both curves provides an efficient way to disclose a length change if is truly the only HCI-relevant factor which may have deviated between "A" and "B". Thus, a shift of 4 nm is required to match both curves together. It seems in full accordance with the expectations, even if an accurate measurement is the only way to validate this value. Following this way and the technique described in Section VI-A, automatic extractions have been performed on more than 20 dice using specific array test structures in order to get results with nanometer precision. The measurement returns nm, where and superscripts refer to "A" and "B" processes. This value matches very well with the reliability extrapolation and enable to validate the assumption that the observed lifetime degradation is induced by a change in between both processes. As a conclusion, monitoring during the development phase of a technology may provide a reliable indicator to assess the HCI lifetime of the devices.
B. Monitoring: A New Challenge For Process Optimization
As previously explained, is a critical parameter which must be monitored during new process flow developments, when most -relevant steps (implantation and annealing) are not frozen and can be modified. Figs. 11 and 12 show part of an analysis performed on transistors during the development of CMOS 45-nm LSTP technology. Fig. 11 discloses the impact of a rapid thermal process (RTP) spike annealing temperature change on for such low-thermal-budget processes (the latters are required for a better control of junction profiles, allowing ultra shallow junctions to limit the SCEs). A temperature increase causes diffusion of S/D doping impurities and thus makes decrease (or increase). However for such low RTP spike annealing temperatures and dopant impurities (Arsenic), a temperature raise of 30 has a limited impact on . Indeed, the average -shift is about 2 nm for the shortest devices (cf. insert of Fig. 11 ) and can be easily corrected by moving the target on in the gate process, thus avoiding any impact on the reliability lifetime, as seen in Section VIII-A.
Pocket (or halo) implants enables limiting lowering on short channel MOSFETs by applying a counter-doping which increases on smallest devices. As the pocket doping increases, becomes larger because channel doping is higher for small devices and pushes back the S/D junctions. Fig. 12 shows evolution of for several pocket implant processes for which energy remained constant and dose varies from 2 to 6 (the standard dose is 4 and the RTP spike annealing temperature is set to 950
). Although an increase of the dose to 6 seems to have little impact on , lowering the dose to 2 dramatically reduces by more than 50% which may imply further reliability issues. In this case, complex mechanisms govern the doping profiles (implantation, thermal diffusion, activation) and the impact of the pocket dose on can only be quantified with accuracy by performing such measurements.
IX. CONCLUSION
The 
